
# INTEGRATED CIRCUITS



Product data Supersedes data of 2003 Apr 30 2003 May 14





# P87CL52X2/54X2

#### DESCRIPTION

The Philips P87CL5xX2 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 1.8 V to 3.3 V.

The P87CL5xX2 ROMless devices contain a 256  $\times$  8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction — idle mode and power-down mode — are available. The idle mode freezes the CPU while allowing the RAM, time rs, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

## **FEATURES**

- 8051 Central Processing Unit
  - TSSOP or LQFP packages
  - 256 × 8 RAM
  - Three 16-bit counter/timers
  - Boolean processor
  - Full static operation
  - Low voltage (1.8 V to 3.3 V@ 12 MHz) operation (12-clock mode)
- Memory addressing capability
  - 64k ROM and 64k RAM
- Power control modes:
  - Clock can be stopped and resumed
  - Idle mode
  - Power-down mode
- CMOS and TTL compatible
- Two speed ranges at V<sub>CC</sub> = 3.3 V
  - 0 to 16 MHz (6-clock mode)
  - 0 to 33 MHz (12-clock mode)
- Dual Data Pointers
- Four priority interrupt levels
- Six interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE)
- Wake-up from Power Down by an external interrupt

# P87CL52X2/54X2

## P87CL5XX2 ORDERING INFORMATION

Type number	Package								
	Name	Description	Temperature Range (°C)	Version					
P87CL52X2BDH	TSSOP38	plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm	0 to +70	SOT510-1					
P87CL52X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	0 to +70	SOT389-1					
P87CL54X2BDH	TSSOP38	plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm	0 to +70	SOT510-1					
P87CL54X2BBD	LQFP44	plastic low profile quad flat package; 44 leads; body 10 x 10 x 1.4 mm	0 to +70	SOT389-1					


NOTE:

1. 80CL52/80CL54 ROM versions are available.

The following table illustrates the correlation between operating mode, power supply and maximum external clock frequency:

Operating Mode	Power Supply	Maximum Clock Frequency
6-clock	3.3 V ± 10%	16 MHz
6-clock	1.8 V to 3.3 V	6 MHz
12-clock	3.3 V ± 10%	33 MHz
12-clock	1.8 V to 3.3 V	12 MHz


# **BLOCK DIAGRAM**



#### 2. P3.2 and 3.5 absent in the TSSOP38 package.

# 80C51 8-bit microcontroller family 8K/16K OTP 256 bytes RAM ROMless low voltage (1.8 V to 3.3 V), low power, high speed (33 MHz)


# LOGIC SYMBOL



NOTE:

1. INT0/P3.2 and T1/P3.5 are absent in the TSSOP38 package.

## LOW PROFILE QUAD FLAT PACK **PIN FUNCTIONS**



# PLASTIC THIN SHRINK SMALL OUTLINE PACK **PIN FUNCTIONS**

		1	TSSOP			
Pin	Function	Pin	Function	P	Pin	Function
1	P3.0/RxD	14	P2.4/A12	2	27	P0.1/AD1
2	P3.1/TxD	15	P2.5/A13	2	28	P0.0/AD0
3	P3.3/INT1	16	P2.6/A14	2	29	V <sub>DD</sub>
4	P3.4/T0	17	P2.7/A15	3	80	P1.0/T2
5	P3.6/WR	18	PSEN	3	81	P1.1/T2EX
6	P3.7/RD	19	ALE/PROG	3	32	P1.2
7	XTAL2	20	EA/V <sub>PP</sub>	3	3	P1.3
8	XTAL1	21	P0.7/AD7	3	34	P1.4
9	V <sub>SS</sub>	22	P0.6/AD6	3	35	P1.5
10	P2.0/A8	23	P0.5/AD5	3	86	P1.6
11	P2.1/A9	24	P0.4/AD4	3	37	P1.7
12	P2.2/A10	25	P0.3/AD3	3	8	RST
13	P2.3/A11	26	P0.2/AD2			su01725

# Product data

# P87CL52X2/54X2

## **PIN DESCRIPTIONS**

PIN NUMBER						
MNEMONIC	LQFP	TSSOP	TYPE	NAME AND FUNCTION		
V <sub>SS</sub>	16	9	1	Ground: 0 V reference.		
V <sub>CC</sub>	38	29	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.		
P0.0–0.7	37–30	28–21	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port with Schmitt trigger inputs. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.		
P1.0–P1.7	40–44, 1–3	30–37	1/0	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Alternate functions for Port 1 include:		
	40 41	30 31	I/O I	T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out) T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control		
P2.0–P2.7	18–25	10–17	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.		
P3.0–P3.7	5, 7–13	1–6	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups and Schmitt trigger inputs. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:		
	5	1	1	RxD (P3.0): Serial input port		
	7	2	0	TxD (P3.1): Serial output port		
	8			INTO (P3.2): External interrupt <sup>1</sup>		
	9 10	3		INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input		
	10	4		<b>T1 (P3.5):</b> Timer 1 external input <sup>1</sup>		
	12	5	o	WR (P3.6): External data memory write strobe		
	13	6	0	RD (P3.7): External data memory read strobe		
RST	4	38	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .		
ALE	27	19	0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.		
PSEN	26	18	0	<b>Program Store Enable:</b> The read strobe to external program memory. When the P87CL5xX2 is executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory.		
EA/V <sub>PP</sub>	29	20	1	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH.		
XTAL1	15	8	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		
XTAL2	14	7	0	Crystal 2: Output from the inverting oscillator amplifier.		
NOTE:						

**NOTE:** To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC}$  + 0.5 V or  $V_{SS}$  – 0.5 V, respectively. 1. Absent in the TSSOP38 package.

# Table 1. P87CL5xX2 Special Function Registers

Table 1.	P87CL5xX2 Speci	al Functi	on Regi	sters							
SYMBOL	DESCRIPTION	DIRECT	BIT	ADDRES	S, SYMB	OL, OR A	LTERNATI	VE POR	<b>FUNCT</b>	ION	RESET
STNBUL	DESCRIPTION	ADDRESS	MSB							LSB	VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	-	AO	xxxxxx0B
AUXR1#	Auxiliary 1	A2H	-	-	-	-	WUPD	0	-	DPS	xxx000x0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CKCON	Clock Control Register	8FH	_	-	-	-	-	-	-	X2	xxx00000B
DPTR:	Data Pointer (2 bytes)										1
DPH	Data Pointer High	83H									оон
DPL	Data Pointer Low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	-	ET2	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt Priority	B8H	_	-	PT2	PS	PT1	PX1	PT0	PX0	xx000000B
	Interrupt i nonty	DOIT	B7	B6	B5	B4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H	-		PT2H	PSH	PT1H	PX1H	PTOH	PX0H	xx000000B
IF II#	Interrupt Phonty Figh	Б/П	87	86	85	84	83	82	81	80	XX000000B
Do+	Devite	0011				-				-	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	l
P1*	Port 1	90H	-	-	-	-	-	-	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	]
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	Т0	INT1	<b>INTO</b>	TxD	RxD	FFH
											]
PCON#1	Power Control	87H	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	]
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	000000x0B
RACAP2H#	Timer 2 Capture High	CBH									00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H					-				07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	СС	СВ	СА	C9	C8	1
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	-	-	-	-	-	-	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH							-		00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	M0	00H

## NOTE:

Unused register bits that are not defined should not be set by the user's program. If violated, the device could function incorrectly.

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

1. Reset value depends on reset source.

#### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

## **Clock Control Register (CKCON)**

This device provides control of the 6-clock/12-clock mode by an SFR bit (bit X2 in register CKCON). When X2 is 0, 12-clock mode is activated. By setting this bit to 1, the system is switching to 6-clock mode. Having this option implemented as SFR bit, it can be accessed anytime and changed to either value. Changing X2 from 0 to 1 will result in executing user code at twice the speed, since all system time intervals will be divided by 2. Changing back from 6-clock to 12-clock mode will slow down running code by a factor of 2.

#### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

#### Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and

# P87CL52X2/54X2

the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V<sub>CC</sub> to the minimum specified operating voltages before the Power Down Mode is terminated.

For the P87CL5xX2, either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0 Disable WUPD = 1 Enable

To properly terminate Power Down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

#### **Design Consideration**

- When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the
- possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

#### **ONCE™ Mode**

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the P87CL5xX2 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

				i			
MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

#### Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

Where:

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

## **TIMER 0 AND TIMER 1 OPERATION**

#### **Timer 0 and Timer 1**

The "Timer" or "Counter" function is selected by control bits  $C/\overline{T}$  in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 2 shows the Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The counted input is enabled to the Timer when TRn = 1 and either GATE = 0 or  $\overline{INTn}$  = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{INTn}$ , to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 3).

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

#### Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 4. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which is preset by software. The reload leaves THn unchanged.

Mode 2 operation is the same for Timer 0 as for Timer 1.

#### Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 5. TL0 uses the Timer 0 control bits:  $C/\overline{T}$ , GATE, TR0, and TF0 as well as pin INT0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.




Figure 1. Timer/Counter 0/1 Mode Control (TMOD) Register





Figure 2. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter

# P87CL52X2/54X2

TCON Address = 88H Reset Value = 00H Bit Addressable 7 6 5 4 3 2 0 1 TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 BIT SYMBOL **FUNCTION** TCON.7 Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. TF1 Cleared by hardware when processor vectors to interrupt routine, or clearing the bit in software. TR1 Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off. TCON.6 Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. TCON.5 TF0 Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software. TCON.4 TR0 Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off. TCON.3 IE1 Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed. Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered TCON.2 IT1 external interrupts. TCON.1 IE0 Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed. Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level TCON.0 IT0 triggered external interrupts. SU01516






Figure 4. Timer/Counter 0/1 Mode 2: 8-Bit Auto-Reload




Figure 5. Timer/Counter 0 Mode 3: Two 8-Bit Counters

# TIMER 2 OPERATION

## Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by  $C/T2^*$  in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting) ,and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

## **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then timer 2 is a 16-bit timer or counter (as selected by C/T2\* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2 = 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

## Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2\* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see

Figure 3). When reset is applied the DCEN = 0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN = 0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2 = 0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2 = 1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN = 1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16–bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

# 80C51 8-bit microcontroller family 8K/16K OTP 256 bytes RAM ROMless low voltage (1.8 V to 3.3 V), low power, high speed (33 MHz)

# Table 3. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)

	(MS	SB)							(LSB)	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Position	Nar	ne and Sig	nificance						
TF2	T2CON.7		er 2 overflov en either RC			overflow and	d must be cl	eared by so	oftware. TF2	will not be set
EXF2	T2CON.6	EXI inte	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and $EXEN2 = 1$ . When Timer 2 interrupt is enabled, $EXF2 = 1$ will cause the CPU to vector to the Timer 2 interrupt routine. $EXF2$ must be cleared by software. $EXF2$ does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	T2CON.5		Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.							
TCLK	T2CON.4		Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.							
EXEN2	T2CON.3	tran	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	T2CON.2	Sta	rt/stop contr	ol for Timer	2. A logic 1	starts the ti	mer.			
C/T2	T2CON.1	Tim	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered).							
CP/RL2	T2CON.0	clea EXI	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.							

Figure 1. Timer/Counter 2 (T2CON) Control Register




Figure 2. Timer 2 in Capture Mode




Figure 3. Timer 2 Mode (T2MOD) Control Register

# P87CL52X2/54X2

OSC ÷ 12  $C/\overline{T}2 = 0$ TH2 (8-BITS) TL2 (8-BITS)  $C/T^{2} = 1$ T2 PIN CONTROL TR2 RELOAD TRANSITION DETECTOR RCAP2L RCAP2H TF2 TIMER 2 T2EX PIN EXF2 CONTROL EXEN2 SU00067

## Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

#### **Baud Rate Generator Mode**

Bits TCLK and/or RCLK in T2CON (Table 3) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK = 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = 
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation  $(C/T2^* = 0)$ . Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency [32 × [65536 - (RCAP2H, RCAP2L)]]

Where: (RCAP2H, RCAP2L) = The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2;

under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

Baud Rate	Osc Freq	Tim	er 2
Bauu Kale	OSC Freq	RCAP2H	RCAP2L
375 K	12 MHz	FF	FF
9.6 K	12 MHz	FF	D9
2.8 K	12 MHz	FF	B2
2.4 K	12 MHz	FF	64
1.2 K	12 MHz	FE	C8
300	12 MHz	FB	1E
110	12 MHz	F2	AF
300	6 MHz	FD	8F
110	6 MHz	F9	57

Table 4. Timer 2 Generated Commonly Used Baud Rates

#### **Summary Of Baud Rate Equations**

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate = 
$$\frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where f<sub>OSC</sub> = Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$RCAP2H, RCAP2L = 65536 - \left(\frac{f_{OSC}}{32 \times Baud Rate}\right)$$

#### Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

#### Product data

# P87CL52X2/54X2

# Table 5. Timer 2 as a Timer

MODE	T2CON			
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)		
16-bit Auto-Reload	00H	08H		
16-bit Capture	01H	09H		
Baud rate generator receive and transmit same baud rate	34H	36H		
Receive only	24H	26H		
Transmit only	14H	16H		

## Table 6. Timer 2 as a Counter

MODE	TMOD			
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)		
16-bit	02H	0AH		
Auto-Reload	03H	0BH		

NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

### FULL-DUPLEX ENHANCED UART

#### Standard UART operation

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

- Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency in 12-clock mode or 1/6 the oscillator frequency in 6-clock mode.
- Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.
- Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in 12-clock mode or 1/16 or 1/32 the oscillator frequency in 6-clock mode.
- Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

#### **Multiprocessor Communications**

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming.

# P87CL52X2/54X2

The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 7. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

#### **Baud Rates**

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12 (12-clock mode) or / 6 (6-clock mode). The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), and the port pins in 12-clock mode, the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency. In 6-clock mode, the baud rate is 1/32 or 1/16 the oscillator frequency, respectively.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times (\text{Oscillator Frequency})$$

Where:

n = 64 in 12-clock mode, 32 in 6-clock mode

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

#### Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator (T2CON.RCLK = 0, T2CON.TCLK = 0), the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times$$
 (Timer 1 Overflow Rate)

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate =

$$\frac{2^{\text{SMOD}}}{n} \times \frac{\text{Oscillator Frequency}}{12 \times [256-(\text{TH1})]}$$

Where:

n = 32 in 12-clock mode, 16 in 6-clock mode

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 8 lists various commonly used baud rates and how they can be obtained from Timer 1.

S	CON	Addres	s = 98H									Reset Value = 00H
	Bit Addressable		ressable	7	7 6 5 4 3 2 1 0				0			
				SM0	SM1	SM2	REN	TB8	RB8	ΤI	RI	
Where	e SM0,	SM1 spe	cify the serial po	ort mode	e, as foll	ows:						
SM0	SM1	SM1 Mode Description Baud Rate										
0	0	0	shift register		f <sub>OSC</sub> /12	2 (12-clo	ock moc	le) or f <sub>O</sub>	<sub>SC</sub> /6 (6-	clock m	node)	
0	1	1	8-bit UART		variable							
1	0	2	9-bit UART	f <sub>OSC</sub> /64 or f <sub>OSC</sub> /32 (12-clock mode) or f <sub>OSC</sub> /32 or f <sub>OSC</sub> /16 (6-clock mode)								
1	1	3	9-bit UART	variable								
SM2	acti	vated if th		data bit	(RB8) is							M2 is set to 1, then RI will not be tivated if a valid stop bit was not
REN	Ena	bles seria	al reception. Se	t by soft	ware to	enable	receptio	n. Clea	r by soft	ware to	disable	e reception.
ГВ8	The	9th data	bit that will be t	ransmitt	ed in M	odes 2	and 3. S	Set or cl	ear by so	oftware	as desi	ired.
RB8		lodes 2 a 3 is not us		data bit	that wa	s receiv	ed. In N	lode 1,	it SM2=	0, RB8	is the st	top bit that was received. In Mode 0,
ТІ			errupt flag. Set b ly serial transmi						e in Mo	de 0, or	at the b	beginning of the stop bit in the other
RI	Rec	Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.										

SU01626

	Baud Rate		4	SMOD	Timer 1			
Mode	12-clock mode	6-clock mode	fosc	SWOD	C/T	Mode	Reload Value	
Mode 0 Max	1.67 MHz	3.34 MHz	20 MHz	Х	Х	Х	Х	
Mode 2 Max	625 k	1250 k	20 MHz	1	X	Х	Х	
Mode 1, 3 Max	104.2 k	208.4 k	20 MHz	1	0	2	FFH	
Mode 1, 3	19.2 k	38.4 k	11.059 MHz	1	0	2	FDH	
	9.6 k	19.2 k	11.059 MHz	0	0	2	FDH	
	4.8 k	9.6 k	11.059 MHz	0	0	2	FAH	
	2.4 k	4.8 k	11.059 MHz	0	0	2	F4H	
	1.2 k	2.4 k	11.059 MHz	0	0	2	E8H	
	137.5	275	11.986 MHz	0	0	2	1DH	
	110	220	6 MHz	0	0	2	72H	
	110	220	12 MHz	0	0	1	FEEBH	

#### Figure 7. Serial Port Control (SCON) Register

Figure 8. Timer 1 Generated Commonly Used Baud Rates

#### More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency (12-clock mode) or 1/6 the oscillator frequency (6-clock mode).

Figure 9 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At

S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 1111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are

shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 or Timer 2 overflow rate.

Figure 10 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.: 1. R1 = 0, and

2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time,

whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

#### More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 (12-clock mode) or 1/16 or 1/32 the oscillator frequency (6-clock mode) the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1 or Timer 2.

Figures 11 and 12 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SUBF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

1. RI = 0, and

2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.

# P87CL52X2/54X2

Product data

80C51 Internal Bus Write to SBUF RxD P3.0 Alt Output Function S D 0 SBUF ÷ CI Zero Detector Start Shift TX Control S6 TX Clock T1 Send Serial Port TxD Interrupt P3.1 Alt Output Shift Clock R1 RX Clock Receive Function RX Control Shift REN 1 1 1 1 0 Start 1 1 1 RI MSB LSB RxD P3.0 Alt Input Shift Register Input Function Shift Load SBUF LSB MSB SBUF Read SBUF 80C51 Internal Bus S1 . . . . S6 S1 . .... S6 S1.... S6 S1 . . S6 S1 S4 . . . S6 S1 . S6 S1. S6 S1 ALE Write to SBUF S6P2 Send Shift Transmit RxD (Data Out) D0 D1 D2 D3 D4 D5 D6 D7 TxD (Shift Clock) S3P1 S6P1 ΤI Write to SCON (Clear RI) RI Receive Shift П П П Л П П П Receive **D**<sup>\_\_\_\_\_</sup> RxD (Data In) D0 D3 D4 S5P2 TxD (Shift Clock) SU00539

Figure 9. Serial Port Mode 0

# P87CL52X2/54X2

Timer 1 Overflow 80C51 Internal Bus TB8 Write ÷2 to SBUF SMOD = 1 S SMOD = 0 D Q SBUF Г TxD Ξ CL Zero Detector Start Shift Data TX Control ÷16 TX Clock T1 Send Serial Port Interrupt ÷ 16 Load SBUF RX Clock RI Sample Ý RX Control 1-to-0 Transition Shift Start 1FFH Detector ¥. Bit Detector Input Shift Register (9 Bits) A Shift RxD Load SBUF SBUF Read SBUF 80C51 Internal Bus TX Clock Λ Λ ٨ n Write to SBUF Λ Send Data S1P1 Transmit Shift Λ TxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 Stop Bit тι + 16 Reset RX Clock J Start Bit RxD D0 D1 D2 D3 D4 D5 D6 D7 Stop Bit Bit Detector Sample Times Receive M M M M M M M M M M M Shift Λ Λ ſ RI SU00540

Figure 10. Serial Port Mode 1




Figure 11. Serial Port Mode 2

# P87CL52X2/54X2

Timer 1 Overflow 80C51 Internal Bus TB8 Write ÷ 2 to SBUF SMOD = 1 S SMOD = 0 D Ē Q SBUF TxD CL Zero Detector Start Shift Data TX Control ÷ 16 TX Clock T1 Send Serial Port Interrupt ÷ 16 ¥ ¥ Load SBUF RX Clock R1 Sample RX Control 1-to-0 Transition Shift Start 1FFH Detector Bit Detector Input Shift Register (9 Bits) A Shift RxD Load SBUF SBUF Read SBUF 80C51 Internal Bus TX Clock \_ Write to SBUF n Send S1P1 Data Transmit Shift ſ TxD Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit ΤI Stop Bit Gen. ÷ 16 Reset RX Clock **N ↓** \_∩ Start Bit RxD D0 D1 D2 D3 D4 D5 D6 D7 RB8 Stop Bit Bit Detector Receive Sample Times M M M M M M M M M Ŵ Shift Λ Λ Λ ſ Λ Λ RI SU00542

Figure 12. Serial Port Mode 3

#### Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The P87CL5xX2 UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 13). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 14.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 15.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

# P87CL52X2/54X2

Slave 0	SADDR SADEN Given	= = =	1100 <u>1111</u> 1100	1101
Slave 1	SADDR SADEN Given	= = =	1100 <u>1111</u> 1100	1110

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.


The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

# P87CL52X2/54X2

	S	CON Addr	ess = 98H							Reset Value = 0000 0000B
	Bit Ad	dressable				1			1	
		SM0/FE	SM1	SM2	REN	TB8	RB8	ті	RI	
	Bit:	7	6	5	4	3	2	1	0	
	(	SMOD0 = 0	/1)*							
Symbol	Func	tion								
FE						/hen an inval MOD0 bit m				it is not cleared by valid e FE bit.
SM0	Seria	I Port Mode	Bit 0, (SMC	DD0 must	= 0 to acce	ess bit SM0)				
SM1		I Port Mode								
	SM0	SM1	Mode	Descr	ription	Baud Rate	**			
	0	0	0		egister	f <sub>OSC</sub> /12				
	0	1	1	8-bit L		variable	( /00			
	1 1	0 1	2 3	9-bit L 9-bit L		f <sub>OSC</sub> /64 or variable	IOSC/32			
SM2	recei In Mo	ved 9th data	i bit (RB8) is 2 = 1 then R	s 1, indica I will not b	ting an ado be activated	dress, and th d unless a va	e received	byte is a Gi	iven or Bro	ot be set unless the badcast Address. e received byte is a
REN	Enab	les serial ree	ception. Se	t by softwa	are to enab	le reception	Clear by s	oftware to o	disable rec	ception.
TB8	The 9	)th data bit t	hat will be t	ransmitteo	d in Modes	2 and 3. Set	t or clear by	software a	s desired.	
RB8		odes 2 and 3 ode 0, RB8 is		ata bit that	was receiv	/ed. In Mode	1, if SM2 =	= 0, RB8 is 1	the stop b	it that was received.
ті						d of the 8th cleared by s		lode 0, or a	at the begi	nning of the stop bit in the
RI						d of the 8th t see SM2). M				ough the stop bit time in
TE: //OD0 is locate	ed at PCON	6.								
ISC = oscillato										SU00043

Figure 13. SCON: Serial Port Control Register



D0 D1 D2 D3 D4 D5 D6 D7 D8 START DATA BYTE ONLY IN STOP BIT BIT MODE 2, 3 SET FE BIT IF STOP BIT IS 0 (FRAMING ERROR) SM0 TO UART MODE CONTROL SCON SM0 / FE SM1 SM2 REN TB8 RB8 тι RI (98H) PCON (87H) GF0 SMOD1 SMOD0 POF GF1 PD IDL 0 : SCON.7 = SM0 1 : SCON.7 = FE SU01191

Figure 14. UART Framing Error Detection




Figure 15. UART Multiprocessor Communication, Automatic Address Recognition

# P87CL52X2/54X2

#### **Interrupt Priority Structure**

The P87CL5xX2 has a 6-source four-level interrupt structure. They are the IE, IP and IPH. (See Figures 16, 17, and 18.) The IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 18.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS					
IPH.x	IP.x					
0	0	Level 0 (lowest priority)				
0	1	Level 1				
1	0	Level 2				
1	1	Level 3 (highest priority)				

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

# Table 7.Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
TO	2	TP0	Y	0BH
X1	3	IE1	N (L) Y (T)	13H
T1	4	TF1	Y	1BH
SP	5	RI, TI	N	23H
T2	6	TF2, EXF2	Ν	2BH

NOTES:

1. L = Level activated

2. T = Transition activated

		7	6	5	4	3	2	1	0
	IE (0A8H)	EA	—	ET2	ES	ET1	EX1	ET0	EX0
	_		Bit = 1 ena Bit = 0 dis		nterrupt.				
BIT	SYMBOL	FUNC	TION						
IE.7	EA						disabled. enable bit.		each inte
IE.6	_	Not im	plemente	d. Reserve	ed for futu	re use.			
IE.5	ET2	Timer	2 interrup	enable b	it.				
IE.4	ES	Serial	Port interr	upt enabl	e bit.				
IE.3	ET1	Timer	1 interrup	enable b					
IE.2	EX1	Exterr	al interrup	t 1 enable	e bit.				
IE.1	ET0	Timer	0 interrup	enable b	it.				
IE.0	EX0	Exterr	al interrup	ot 0 enable	e bit.				

Figure 16. IE Registers

# 80C51 8-bit microcontroller family 8K/16K OTP 256 bytes RAM ROMless low voltage

# P87CL52X2/54X2

(1.8 V to 3.3 V), low power, high speed (33 MHz)

	_	7	6	5	4	3	2	1	0	
	IP (0B8H)	—	—	PT2	PS	PT1	PX1	PT0	PX0	
		Priority Bit = 1 assigns higher priority Priority Bit = 0 assigns lower priority								
BIT	SYMBOL	FUNC	TION							
IP.7	_	Not im	plemente	d, reserve	d for futur	e use.				
IP.6		Not im	plemente	d, reserve	d for futur	e use.				
IP.5	PT2	Timer	2 interrup	priority b	it.					
IP.4	PS	Serial	Port interr	upt priorit	y bit.					
IP.3	PT1	Timer	1 interrupt	priority b	it.					
IP.2	PX1	Extern	al interrup	ot 1 priority	/ bit.					
IP.1	PT0	Timer	0 interrup	priority b	it.					
IP.0	PX0	Extern	al interrup	ot 0 priority	/ bit.				SU00572	

# Figure 17. IP Registers

		7	6	5	4	3	2	1	0
IPH	IPH (B7H)		—	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
				signs high signs lowe					
BIT	SYMBOL	FUNC	TION						
IPH.7	_	Not im	plemente	d, reserve	d for futur	e use.			
IPH.6	_	Not im	plemente	d, reserve	d for futur	e use.			
IPH.5	PT2H	Timer	2 interrup	t priority b	it high.				
IPH.4	PSH	Serial	Port interi	upt priorit	y bit high.				
IPH.3	PT1H	Timer	1 interrup	t priority b	it high.				
IPH.2	PX1H	Extern	al interrup	ot 1 priority					
IPH.1 PT0H Timer 0 interrupt priority bi									
IPH.0	PX0H	Extern	al interrup	ot 0 priority	/ bit high.				SU010

Figure 18. IPH Registers

# P87CL52X2/54X2


Product data

# Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

## Reduced EMI Mode

# AUXR (8EH)



## **Dual DPTR**

The dual DPTR structure (see Figure 19) enables a way to specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxx000x0B

#### AUXR1 (A2H)

7	6	5	4	3	2	1	0
-	-	-	-	WUPD	0	-	DPS
Where:			-				

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC DPTR instruction without affecting the WOPD or LPEP bits.




Figure 19.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

# P87CL52X2/54X2

Product data

# **ABSOLUTE MAXIMUM RATINGS1**, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70	°C
Storage temperature range	-65 to +150	°C
Voltage on $\overline{EA}$ pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	–0.5 to +6.5	V
Maximum I <sub>OL</sub> per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise

3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

## AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \circ C$  to +70  $\circ C$  or -40  $\circ C$  to +85  $\circ C$ 

			CLOCK FREQUENCY RANGE –f		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	29	Oscillator frequency Operating mode: 6-clock 12-clock	0 0	16 33	MHz MHz

# DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$  °C to +70 °C,  $V_{CC} = 1.8$  V to 3.3 V,  $V_{SS} = 0$  V (12 MHz devices)

	DADAMETED	TEST	LIMITS				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
V <sub>IL</sub>	Input low voltage		-0.5		0.2 V <sub>CC</sub> – 0.05	V	
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.35 V <sub>CC</sub> + 0.55		V <sub>CC</sub> +0.5	V	
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 <sup>6</sup>	I <sub>OL</sub> = 1.6 mA	-		0.3	V	
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>6, 5</sup>	I <sub>OL</sub> = 3.2 mA	-		0.4	V	
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	I <sub>OH</sub> = -30 μA	V <sub>CC</sub> – 0.6		-	V	
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>7</sup> , PSEN <sup>3</sup>	V <sub>CC</sub> = 1.8 V I <sub>OH</sub> = -3.2 mA	V <sub>CC</sub> – 0.7		-	V	
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-		-40	μΑ	
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3	V <sub>IN</sub> = 1.25 V V <sub>DD</sub> = 3.3 V	_		-300	μΑ	
ILI	Input leakage current, port 0	0.45 V < V <sub>IN</sub> < V <sub>CC</sub> – 0.3 V	-		-10	μΑ	
Icc	Power supply current (see Figure 27): Active mode @ 1.8 V V <sub>CC</sub> / 1 MHz Active mode @ 1.8 V V <sub>CC</sub> / 12 MHz Active mode @ $3.3 V V_{CC}$ / 12 MHz Idle mode @ $1.8 V V_{CC}$ 1 MHz Idle mode @ $1.8 V V_{CC}$ 12 MHz Idle mode @ $3.3 V V_{CC}$ 12 MHz Idle mode @ $3.3 V V_{CC}$ 12 MHz Idle mode @ $3.3 V V_{CC}$ 12 MHz Power-down mode (see Figure 32 for conditions)	See note 4 T <sub>amb</sub> = 0 °C to 70 °C	- - - - -	0.15 1.35 2.70 0.1 0.25 0.5 < 1	0.4 1.5 3.7 0.24 0.68 0.68 2	mA mA mA mA μA	
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ	
CIO	Pin capacitance <sup>8</sup> (except EA)		_	<u> </u>	15	pF	

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC-0.7 V specification when the 3.

address bits are stabilizing.

- See Figures 29 through 32 for I<sub>CC</sub> test conditions. 4.
  - I<sub>CC</sub> = fclk \*0.1 mA/MHz + 0.3 mA (1.8 V). See Figure 27 Active mode:
  - $I_{CC} = fclk * 0.25 mA/MHz + 0.7 mA (3.3 V)$ Active mode:
  - $I_{CCI} = fclk * 0.04 mA/MHz + 0.2 mA$ Idle mode:

5. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

- 6. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows:
  - 10 mA Maximum I<sub>OL</sub> per port pin:
  - Maximum I<sub>OL</sub> per 8-bit port: Maximum total I<sub>OL</sub> for all outputs: 20 mA

40 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.

8. Pin capacitance is characterized but not tested. Pin capacitance is less than 15 pF.

## DC ELECTRICAL CHARACTERISTICS

 $T_{amb}$  = 0 °C to +70 °C,  $V_{CC}$  = 3.3 V ±,10%,  $V_{SS}$  = 0 V (33 MHz devices)

0)/// 0.01		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
V <sub>IL</sub>	Input low voltage		-0.5		0.2 V <sub>CC</sub> – 0.05	V
V <sub>IH</sub>	Input high voltage (ports 0, 1, 2, 3, EA)		0.35 V <sub>CC</sub> + 0.55		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3 <sup>6</sup>	I <sub>OL</sub> = 1.6 mA	-		0.3	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN <sup>6, 5</sup>	I <sub>OL</sub> = 3.2 mA	-		0.4	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3 <sup>3</sup>	I <sub>OH</sub> = –30 μA	V <sub>CC</sub> – 0.6		-	V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>7</sup> , $\overline{\text{PSEN}^3}$	I <sub>OH</sub> = -3.2 mA	V <sub>CC</sub> – 0.7		-	V
IIL	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.4 V	-		-40	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3	V <sub>IN</sub> = 1.25 V V <sub>DD</sub> = 3.3 V	-		-300	μΑ
I <sub>LI</sub>	Input leakage current, port 0	0.45 V < V <sub>IN</sub> < V <sub>CC</sub> – 0.3 V	-		-10	μΑ
I <sub>CC</sub>	Power supply current (see Figure 27): Active mode @ 33 MHz Idle mode @ 33 MHz Power-down mode (see Figure 32 for conditions)	See note 4 T <sub>amb</sub> = 0 °C to 70 °C	- - -	7.6 1.5 <1	10.6 2 2	mA mA μA
R <sub>RST</sub>	Internal reset pull-down resistor		40		225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>8</sup> (except EA)		-		15	рF

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the VCC-0.7 V specification when the 3. address bits are stabilizing.

4. See Figures 29 through 32 for  $I_{CC}$  test conditions. Active mode:  $I_{CC} = fclk * 0.3 mA/MHz + 0.7 mA$ . See Figure 27

I<sub>CCI</sub> = fclk \*0.045 mA/MHz + 0.5 mA Idle mode:

5. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

Under steady state (non-transient) conditions, IOL must be externally limited as follows: 6.

- Maximum I<sub>OL</sub> per port pin: 10 mA
- Maximum IOL per 8-bit port: 20 mA
- Maximum total I<sub>OL</sub> for all outputs: 40 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.

8. Pin capacitance is characterized but not tested. Pin capacitance is less than 15 pF.

## AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0 \ ^{\circ}C \ to +70 \ ^{\circ}C, V_{CC} = +1.8 \ V \ to +3.3 \ V, V_{SS} = 0 \ V^{1, 2, 3}$ 

			12 MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	דואט
1/t <sub>CLCL</sub>	14	Oscillator frequency <sup>4</sup>			1.0	12	MHz
t <sub>LHLL</sub>	20	ALE pulse width	85		2t <sub>CLCL</sub> -40		ns
t <sub>AVLL</sub>	20	Address valid to ALE low	22		t <sub>CLCL</sub> -40		ns
t <sub>LLAX</sub>	20	Address hold after ALE low	32		t <sub>CLCL</sub> -30		ns
t <sub>LLIV</sub>	20	ALE low to valid instruction in		150		4t <sub>CLCL</sub> -100	ns
t <sub>LLPL</sub>	20	ALE low to PSEN low	32	1	t <sub>CLCL</sub> -30		ns
t <sub>PLPH</sub>	20	PSEN pulse width	142	1	3t <sub>CLCL</sub> -45		ns
t <sub>PLIV</sub>	20	PSEN low to valid instruction in		82		3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	20	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	20	Input instruction float after PSEN		37		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	20	Address to valid instruction in		207		5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	20	PSEN low to address float		10		10	ns
Data Memo	bry					1	
t <sub>RLRH</sub>	21, 22	RD pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>WLWH</sub>	21, 22	WR pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	21, 22	RD low to valid data in		147		5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	21, 22	Data hold after RD	0	1	0		ns
t <sub>RHDZ</sub>	21, 22	Data float after RD		65		2t <sub>CLCL</sub> -60	ns
tLLDV	21, 22	ALE low to valid data in		350		8t <sub>CLCL</sub> -150	ns
t <sub>AVDV</sub>	21, 22	Address to valid data in		397		9t <sub>CLCL</sub> -165	ns
t <sub>LLWL</sub>	21, 22	ALE low to RD or WR low	137	239	3t <sub>CLCL</sub> –50	3t <sub>CLCL</sub> +50	ns
t <sub>AVWL</sub>	21, 22	Address valid to WR low or RD low	122		4t <sub>CLCL</sub> -130		ns
t <sub>QVWX</sub>	21, 22	Data valid to WR transition	13		t <sub>CLCL</sub> -50		ns
tWHQX	21, 22	Data hold after WR	13		t <sub>CLCL</sub> -50		ns
tQVWH	22	Data valid to WR high	287		7t <sub>CLCL</sub> -150		ns
t <sub>RLAZ</sub>	21, 22	RD low to address float		0		0	ns
twhlh	21, 22	RD or WR high to ALE high	23	103	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
External C	lock						
t <sub>CHCX</sub>	24	High time	20		20	t <sub>CLCL</sub> -t <sub>CLCX</sub>	ns
tCLCX	24	Low time	20		20	t <sub>CLCL</sub> -t <sub>CHCX</sub>	ns
t <sub>CLCH</sub>	24	Rise time	1	20		20	ns
t <sub>CHCL</sub>	24	Fall time		20		20	ns
Shift Regis	ter	1		1	1	•	
t <sub>XLXL</sub>	23	Serial port clock cycle time	750		12t <sub>CLCL</sub>		ns
t <sub>QVXH</sub>	23	Output data setup to clock rising edge	492	1	10t <sub>CLCL</sub> -133		ns
t <sub>XHQX</sub>	23	Output data hold after clock rising edge	8	1	2t <sub>CLCL</sub> -117		ns
t <sub>XHDX</sub>	23	Input data hold after clock rising edge	0	1	0		ns
t <sub>XHDV</sub>	23	Clock rising edge to input data valid	+	668		10t <sub>CLCL</sub> -165	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. Interfacing the P87CL5xX2 to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

#### 2003 May 14

## 80C51 8-bit microcontroller family 8K/16K OTP 256 bytes RAM ROMless low voltage (1.8 V to 3.3 V), low power, high speed (33 MHz)

# AC ELECTRICAL CHARACTERISTICS

 $T_{amb}$  = 0 °C to +70 °C V<sub>CC</sub> = 3.3 V ±10%, V<sub>SS</sub> = 0 V<sup>1, 2, 3</sup>

				E CLOCK <sup>4</sup>			
SYMBOL FIGURE			12 MHz		CLOCK	4	
		PARAMETER	MIN	MAX	MIN	MAX	UNIT
t <sub>LHLL</sub>	20	ALE pulse width	2t <sub>CLCL</sub> -40		21		ns
t <sub>AVLL</sub>	20	Address valid to ALE low	t <sub>CLCL</sub> -25		5		ns
t <sub>LLAX</sub>	20	Address hold after ALE low	t <sub>CLCL</sub> -25				ns
t <sub>LLIV</sub>	20	ALE low to valid instruction in		4t <sub>CLCL</sub> –65		55	ns
t <sub>LLPL</sub>	20	ALE low to PSEN low	t <sub>CLCL</sub> -25		5		ns
t <sub>PLPH</sub>	20	PSEN pulse width	3t <sub>CLCL</sub> -45		45		ns
t <sub>PLIV</sub>	20	PSEN low to valid instruction in		3t <sub>CLCL</sub> -60		30	ns
t <sub>PXIX</sub>	20	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	20	Input instruction float after PSEN		t <sub>CLCL</sub> –25	1	5	ns
t <sub>AVIV</sub>	20	Address to valid instruction in		5t <sub>CLCL</sub> –80	1	70	ns
t <sub>PLAZ</sub>	20	PSEN low to address float		10		10	ns
Data Memor	ry		•			1	<u> </u>
t <sub>RLRH</sub>	21, 22	RD pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>WLWH</sub>	21, 22	WR pulse width	6t <sub>CLCL</sub> -100		82		ns
t <sub>RLDV</sub>	21, 22	RD low to valid data in		5t <sub>CLCL</sub> –90		60	ns
t <sub>RHDX</sub>	21, 22	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	21, 22	Data float after RD		2t <sub>CLCL</sub> -28		32	ns
tLLDV	21, 22	ALE low to valid data in		8t <sub>CLCL</sub> -150		90	ns
t <sub>AVDV</sub>	21, 22	Address to valid data in		9t <sub>CLCL</sub> -165		105	ns
t <sub>LLWL</sub>	21, 22	ALE low to RD or WR low	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	40	140	ns
t <sub>AVWL</sub>	21, 22	Address valid to WR low or RD low	4t <sub>CLCL</sub> -75		45		ns
t <sub>QVWX</sub>	21, 22	Data valid to WR transition	t <sub>CLCL</sub> -30		0		ns
tWHQX	21, 22	Data hold after WR	t <sub>CLCL</sub> -25		5		ns
t <sub>QVWH</sub>	22	Data valid to WR high	7t <sub>CLCL</sub> -130		80		ns
t <sub>RLAZ</sub>	21, 22	RD low to address float		0		0	ns
tWHLH	21, 22	RD or WR high to ALE high	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	5	55	ns
External Clo		· · _ · · · · · · · · · · · · · · · · ·	OLOL		-		
tснсх	24	High time	0.38t <sub>CLCL</sub>	tCLCL-tCLCX			ns
tCLCX	24	Low time	0.38t <sub>CLCL</sub>				ns
t <sub>CLCH</sub>	24	Rise time		5			ns
tCHCL	24	Fall time	+	5			ns
Shift Regist			1	L Ÿ	1	1	L
t <sub>XLXL</sub>	23	Serial port clock cycle time	12t <sub>CLCL</sub>		360	1	ns
	23	Output data setup to clock rising edge	10t <sub>CLCL</sub> -133		167		ns
	23	Output data setup to clock rising edge	2t <sub>CLCL</sub> -80			-	ns
	23	Input data hold after clock rising edge	0		0		ns
t <sub>XHDX</sub>	23	Clock rising edge to input data valid	· · ·	10t <sub>CLCL</sub> -165	0	138	

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

3. Interfacing the P87CL5xX2 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

4. Variable clock is specified for oscillator frequencies greater than 12 MHz to 33 MHz. For frequencies equal or less than 12 MHz, see 12 MHz "AC Electrical Characteristics", page 35.

5. Parts are guaranteed to operate down to 0 Hz. When an external clock source is used, the RST pin should be held high for a minimum of 20 μs for power-on or wakeup from power down.

## **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' ( = time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- $\mathsf{C}-\,\mathsf{Clock}$
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- $\mathsf{W}-\ \overline{\mathsf{W}\mathsf{R}}\ \text{signal}$
- X No longer a valid logic level
- Z Float
- **Examples:**  $t_{AVLL}$  = Time for address valid to ALE low.
  - $t_{LLPL}$  = Time for ALE low to  $\overline{PSEN}$  low.




Figure 20. External Program Memory Read Cycle





Figure 21. External Data Memory Read Cycle

37

ALE

PSEN

# 80C51 8-bit microcontroller family 8K/16K OTP 256 bytes RAM ROMless low voltage (1.8 V to 3.3 V), low power, high speed (33 MHz)






Figure 22. External Data Memory Write Cycle




Figure 23. Shift Register Mode Timing





Figure 24. External Clock Drive










Figure 27. I<sub>CC</sub> vs. FREQ (1.8 V) Valid only within frequency specifications of the device under test





Figure 28.  $I_{CC}$  vs. FREQ (3.3 V) Valid only within frequency specifications of the device under test






Figure 30. I<sub>CC</sub> Test Condition, Idle Mode All other pins are disconnected






Figure 31. Clock Signal Waveform for I<sub>CC</sub> Tests in Active and Idle Modes  $t_{CLCH} = t_{CHCL} = 5ns$ 





The OTP devices described in this data sheet can be programmed by using a modified Improved Quick-Pulse Programming<sup>TM</sup> algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 8 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 33 and 34. Figure 35 shows the circuit configuration for normal program memory verification.

#### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 33. Note that the device is running with a 4 to 6 MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 33. The code byte to be programmed into that location is applied to port 0. RST, <u>PSEN</u> and pins of ports 2 and 3 specified in Table 8 are held at the 'Program Code Data' levels indicated in Table 8. The ALE/PROG is pulsed low 5 times as shown in Figure 34.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the

# P87CL52X2/54X2

device. The  $\mathsf{V}_{\mathsf{PP}}$  source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 35. The other pins are held at the 'Verify Code Data' levels indicated in Table 8. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### **Reading the Signature bytes**

The signature bytes are read by the same procedure as a normal verification of locations 030h and 031h, except that P3.6 and P3.7 need to be pulled to a logic low. The values are: (030h) = 15h; indicates manufacturer (Philips) (031h) = 92h - P87CL52X2 BBH - P87CL54X2

#### BBIT - FOTCL34AZ

#### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 8, and which satisfies the timing specifications, is suitable.

#### **Security Bits**

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 9) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory,  $\overline{EA}$  is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

#### **Encryption Array**

64 bytes of encryption array are initially unprogrammed (all 1s).

<sup>&</sup>lt;sup>™</sup>Trademark phrase of Intel Corporation.

# P87CL52X2/54X2

# Table 8. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6	P3.3
Read signature	1	0	1	1	0	0	0	0	Х
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1	Х
Verify code data	1	0	1	1	0	0	1	1	Х
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0	Х
Pgm security bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1	Х
Pgm security bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0	Х
Pgm security bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1	Х
Program to 6-clock mode	1	0	0*	V <sub>PP</sub>	0	0	1	0	0
Verify 6-clock <sup>4</sup>	1	0	1	1	е	0	0	1	1
Verify security bits <sup>5</sup>	1	0	1	1	е	0	1	0	Х

#### NOTES:

1. '0' =Valid low for that pin, '1' =valid high for that pin.

2. V<sub>PP</sub> = 12.75 V ±0.25 V.

4. Bit is output on P0.4 (1 = 12x, 0 = 6x). 5. Security bit one is output on P0.7.

Security bit two is output on P0.6.

Security bit three is output on P0.3.

\* ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while VPP is held at 12.75 V. Each programming pulse is low for 100  $\mu$ s (±10  $\mu$ s) and high for a minimum of 10  $\mu$ s.


# Table 9. Program Security Bits for EPROM Devices

PRO	PROGRAM LOCK BITS <sup>1, 2</sup>		31, 2	
	SB1	SB2	SB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessible.

NOTES:

1. P - programmed. U - unprogrammed.

2. Any other combination of the security bits is not defined.



<u>+5</u>V VCC A0-A7 P1 P0 PGM DATA RST +12.75V EA/VPP P3.6 5 PULSES TO GROUND ALE/PROG P3.7 OTP PSEN 0 1 XTAL2 P2.7 0 P2.6 4–6MHz XTAL1 P2.0-P2.5 A8–A12 Vss + SU01488

Figure 33. Programming Configuration




Figure 34. PROG Waveform




Figure 35. Program Verification


# PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21 \text{ °C to } +27 \text{ °C}, V_{CC} = 5 \text{ V} \pm 10\%, V_{SS} = 0 \text{ V}$  (See Figure 36)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
I <sub>PP</sub>	Programming supply current		50 <sup>1</sup>	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
t <sub>AVQV</sub>	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μs

NOTE:

1. Not tested.



NOTES:

\* FOR PROGRAMMING CONFIGURATION SEE FIGURE 33. FOR VERIFICATION CONDITIONS SEE FIGURE 35.

\*\* SEE TABLE 8.

Figure 36. Programming and Verification

SOT510-1

98-09-16


03-02-18

 $\odot$ 

\_ -


# P87CL52X2/54X2

# TSSOP38: plastic thin shrink small outline package; 38 leads; body width 4.4 mm; lead pitch 0.5 mm



SOT510-1

# Product data



# P87CL52X2/54X2

Product data

## **REVISION HISTORY**

Rev	Date	Description
_2	20030514	Product data (9397 750 11515); ECN 853-2427 29875 of 29 April 2003 Modifications: • Change to Product data
_1	20030430	Preliminary data (9397 750 11442)

#### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax:

sales.addresses@www.semiconductors.philips.com

For sales offices addresses send e-mail to:

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 05-03

9397 750 11515

Let's make things better.



Document order number:

